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Abstract
In temperature-aware design, the presence or absence of a
heatsink fundamentally changes the thermal behavior with im-
portant design implications. In recent years, chip-level infrared
(IR) thermal imaging has been gaining popularity in study-
ing thermal phenomena and thermal management, as well as
reverse-engineering chip power consumption. Unfortunately, IR
thermal imaging needs a peculiar cooling solution, which re-
moves the heatsink and applies an IR-transparent liquid ﬂow
over the exposed bare die to carry away the dissipated heat. Be-
cause this cooling solution is drastically different from a normal
thermal package, its thermal characteristics need to be closely
examined.
In this paper, we characterize the differences between two
cooling conﬁgurations—forced air ﬂow over a copper heatsink
(AIR-SINK) and laminar oil ﬂow over bare silicon (OIL-
SILICON). For the comparison, we modify the HotSpot ther-
mal model by adding the IR-transparent oil ﬂow and the sec-
ondary heat transfer path through the package pins, hence mod-
eling what the IR camera actually sees at runtime. We show that
OIL-SILICON and AIR-SINK are signiﬁcantly different in both
transient and steady-state thermal responses. OIL-SILICON has
a much slower short-term transient response, which makes dy-
namic thermal management less efﬁcient. In addition, for OIL-
SILICON, the direction of oil ﬂow plays an important role by
changing hot spot location, thus impacting hot spot identiﬁca-
tion and thermal sensor placement. These results imply that the
power- and temperature-aware design process cannot just rely
on IR measurements. Simulation and IR measurement are both
needed and are complementary techniques.
1 Introduction
Non-ideal CMOS technology scaling results in ever-
increasing power density, especially local power density. With
the shift towards a multi-core and even many-core design
paradigm, it is likely that the total power will also rise. This
is caused by the increased number of cores, the improved circuit
delayandhigherfrequency,therelativelyconstantdieareadueto
manufacturing yield, and the slow supply voltage scaling. Since
all the power consumed is eventually dissipated in the form of
heat, the increase of both power density and total power present
severe thermal challenges to chip designers. The dissipated heat
has to be efﬁciently removed by a thermal package to prevent
circuit malfunction and thermal runaway.
Thermal packages are expensive, especially for high-
performance processors, making package design for the worst-
case thermal scenario prohibitive. Instead, designers usually ad-
dress the typical case. As a result, to prevent thermal emergen-
cies, dynamic thermal management (DTM) [1, 16] has become
indispensable for modern thermally constrained chips. On the
other hand, engagingDTM introduces performancepenalties, so
there is a tradeoffbetween the cost of the package and the DTM-
induced performance degradation.
Obviously, accurate thermal characterization of the silicon
die is crucial for the development of efﬁcient thermal solutions.
Compared to temperature estimations using design-time thermal
models, runtime thermal characterization is preferable because
it offers direct measurements with the chip running actual work-
loads in realtime. Recently, IR thermal imaging [7, 12] has been
gaining popularity in both industry and academia for character-
izing thermal behavior. It has been used to design DTM and
temperature sensor placement and sampling rates. It provides
unprecedented runtime real thermal measuring resolutions both
in time and space. Unfortunately,IR thermal imaging also needs
peculiar cooling conﬁgurations, because metal is not transparent
to IR. For the infrared light emitted from the silicon to reach the
IR camera, one technique is to expose the IR-transparent silicon
die by removing package components, such as metal heatsink
and spreader, and adding an IR-transparent liquid ﬂow over the
bare die to carry away the dissipated heat. This leads to drasti-
cally different transient behavior from a heatsink and its thermal
characteristics need to be closely examined.
In this paper, we investigatethe thermal characteristics of two
different cooling conﬁgurations—forced air ﬂow over a copper
heatsink (AIR-SINK) vs. laminar oil ﬂow over bare silicon die
(OIL-SILICON). The former is now the prevailing cooling solu-
tion for high-performance processors, while the latter is gener-
ally used for real-time infrared (IR) thermal imaging of the sili-
con since silicon and certain oils are both transparent to IR. We
modify the HotSpot thermal tool [16] to model OIL-SILICON
and add the secondary heat transfer path that spans C4 bumps in
ﬂip-chip packages, package substrates, solder ball and printed-
circuit board (PCB) for better accuracy.
This paper makes the following contributions:
1. We show that the presence or absence of a heatsink funda-
mentally changes the thermal behavior of the die, leading
to signiﬁcantly differenttemperature-awaredesign implica-
tions.
2. We modify HotSpot to model OIL-SILICON and the sec-
ondary heat transfer path.
3. We compare AIR-SINK and OIL-SILICON,a n ds h o wt h a t
even with the same overall equivalent convective thermal
resistance, the steady-state temperature distribution can be
drasticallydifferent,intermsofbothmaximumtemperature
and temperature gradient.
4. We ﬁnd OIL-SILICON has a much slower short-term tran-
sient response. As a result, both transient hot spot loca-tions and the rate of transient temperature rise can be dif-
ferent between AIR-SINK and OIL-SILICON. On the other
hand, OIL-SILICON has a faster long-term transient re-
sponse, making the warmup phase from ambient to steady-
state temperature shorter than AIR-SINK.
5. Additionally, for OIL-SILICON, we show that the ﬂow di-
rection has a signiﬁcant impact on across-chip tempera-
ture distribution, especially when there is no heat spreader:
steady-statehotspotlocationscanchangewiththedirection
of oil ﬂow.
6. Due to different steady-state and transient responses, AIR-
SINK and OIL-SILICON can lead to different choices
of DTM parameters, such as engagement duration, ther-
mal sampling frequency, thermal threshold, on-chip sensor
placement scheme, and number of sensors needed, etc.
The purposeofthispaperisto differentiatethe rolesofIR and
simulation. The thermal design process cannot just rely on IR
measurements. Simulation and IR measurement are both needed
and are complementary techniques. Even after a chip is man-
ufactured, the design of the software interface to the hardware
thermal facilities must take into account the spatial and temporal
differences created in IR measurement.
This paper is organized as follows. Section 2 provide some
background and the related work. Section 3 shows the modiﬁ-
cations of HotSpot to model the oil ﬂow and the secondary heat
transferpath. Section4 characterizesandcomparestransientand
steady-state thermal responses of AIR-SINK and OIL-SILICON.
Section 5 presents architectural implications. Finally, Section 6
summarizes the paper and points out future work.
2 Background and Related Work
This section provides a taxonomy of different cooling mech-
anisms as well as a taxonomy of thermal characterization meth-
ods.
2.1 Chip Cooling Mechanisms
Depending on the cooling mechanism, popular thermal pack-
ages fall into one of the following categories:
• Convective Cooling: Either air or liquid can be used as
coolant. The coolant ﬂow can be forced or natural. Exam-
ples are forced air cooling over heatsink as in most desk-
top systems; natural convection for low-cost chips without
a fan and a heatsink; forced water cooling in overclocked
systems and some server systems; forced liquid cooling
over bare silicon die for infrared runtime thermal charac-
terization [7, 12]; microchannelcooling in more thermally-
constrained chips [8], etc.
• Phase-Change Cooling: Here, heat is ﬁrst absorbed to
change the phase of the coolant (the liquid-to-gas phase
change) and later removed by a heat exchanger to the am-
bient, and the coolant phase is changed back as a result of
either the drop in temperature or the presence of a com-
pressor (the gas-to-liquid phase change). There has to be a
circulation mechanism to repeat the phase-change process.
Examples are heatpipes in most laptop computers; droplet
impingement spot cooling on hot chip surface [5]; refriger-
ation in data centers; phase-changeheat spreader to achieve
more uniform temperature across the die [15], etc.
• Thermoelectric Cooling (TEC): Thermoelectric cooling
uses the Peltier effect to pump heat from on-chip hot spots
to cooler regions by consuming electric energy. Some PC
overclockers use TEC to provide additional cooling for a
CPU with another power supply unit.
In this paper we focus on convective cooling, leaving other
modesas future work. In particular, we compare forced air cool-
ing over a copper heatsink and forced oil cooling over a bare
silicon die. These two coolingmethodsare usedin eitherdesign-
time or run-time thermal characterizations and the development
of thermal management techniques.
2.2 Chip Thermal Characterization
Thermal characterization falls into two categories: design-
time and run-time.
• Design-time silicon thermal characterization is usually
achieved by simulations from full-chip thermal models.
These models are especially useful in early design stages
where the ﬁnal design is not yet available. They also let the
designerfreelyexplorehypotheticaldesignswithoutexpen-
sive prototypes. There has been abundant work on design-
time full-chip thermal models, such as [11, 16, 17, 18].
However,existing studies do not provideﬂexibility on ther-
mal package modeling, if thermal packaging is modeled at
all. Usually, the only conﬁguration is forced air convec-
tion with a heatsink. But there are now many other cool-
ing conﬁgurations that are increasingly used in the high-
performance computing community.
• Run-time thermal characterization is preferable because
it offers direct measurements with chips running actual
workloads, whereas design-time thermal models’ accuracy
is affected by many other factors such as power estima-
tion, etc. Ideally, design-time models should be validated
by real measurements. There are also existing studies on
run-time thermal characterization methods. For example
[10, 14] provide insights into using on-chip temperature
sensors. Most modern high-performance processors, e.g.
the IBM POWER series processors [6], have multiple inte-
grated temperature sensors deployed across the entire die.
However, due to the discrete nature of sensors, actual hot
spots may be missed. Another runtime thermal character-
ization method is IR thermal imaging [7, 12]. While this
techniquecan capturethe detailed thermal map in real time,
the cooling conﬁguration is signiﬁcantly different from the
chip’s thermal package in normal operation. For exam-
ple, in [12], an AMD Athlon64 chip was cooled by an IR-
transparent oil ﬂow, whereas its actual package will be a
heatsink with forced air convection. While the real-time IR
thermal characterizations can be used to derive power con-
sumptions of microarchitecture blocks as discussed in [12],
this approach can be problematic if IR measurements are
directly used to predict what happens when the die is put
in its actual thermal package during normal operation. The
limited sampling rate of the IR camera may also ﬁlter out
high-frequencytransientthermalﬂuctuationsandmiss ther-
malviolations. Therefore,itisimportanttocloselyexamine
the runtime thermal characterizations. This also suggests
that runtime thermal characterizations have limits in devel-
oping DTM policies for normal operation. Care must be
taken when interpreting these measurements.In this paper, we model more thermal package conﬁgurations
such as liquid or air forced convection with different ﬂow di-
rections. Among them, one is of particular interest—direct oil
cooling of the die without heatsink [12]. This is the only cooling
conﬁguration we can ﬁnd in the literature that has the detailed
information needed to make our analysis possible. By using an
IR transparent oil that ﬂows directly over the back of the die,
frames of silicon transient temperature maps can be recorded by
an IR thermal camera.
2.3 Dynamic Thermal Management
There also has been extensive work investigating microarchi-
tecture thermalmanagementtechniques, for example[1, 13, 16],
to just name a few. However, all these previous papers assume a
ﬁxed thermal package and do not consider how a different pack-
age choice would affect their techniques.
There are also a few studies that closely relate to our work.
For example, IR thermal measurements have been used for the
evaluation of general tradeoffs of different dynamic thermal
management techniques [4]; and [9] uses IR thermal measure-
ments to guide the thermal sensor placement and calibration.
Readings from the thermal sensors are then used to extract use-
ful information about on-chip variations. It would be interesting
to see how the observations in this paper would affect the results
in [4] and [9].
In this paper, with the improved thermal model, we show
that the choice of thermal packages produces drastically differ-
ent thermal response of different parts of the die. The thermal
package alone can change the choice of key thermal manage-
ment parameters such as DTM engagement duration, thermal
sensing frequency and granularity, and on-chip thermal sensor
placement. Therefore, being able to explore the tradeoffs among
different package choices at design time is desirable. The re-
search presented in this paper suggests another interesting di-
mensionin thedesignspacethatchiparchitectscanexplore—the
thermal package choice. Because of the distinct thermal behav-
ior of the die caused by different packages as we show in the
following sections, chip architects have yet another design knob
to tune for temperature-aware microarchitecture design.
3 Modeling the Oil Flow
In order to investigate the impacts of the two different cool-
ing mechanisms, we modify the HotSpot thermal modeling tool.
One major extension is to model the IR-transparentoil ﬂow over
a bare silicon die, which is similar to the cooling setup in [12].
3.1 OIL-SILICON Model Details
The default thermal package conﬁguration in HotSpot is
forced convection over a copper heatsink, the heatsink is then
attached to a copper heat spreader, which is attached to silicon
die via a thin layer of thermal interface material. The secondary
heat transfer path is not modeled, because negligible heat is re-
moved through that path. However, if the spreader and heatsink
are removed, and a laminar viscous IR-transparent oil ﬂow with
low thermal conductivity is directly applied to the back of the
silicon die, as in the case of IR thermal measurements, the heat
transferred through the secondary path is no longer negligible.
Therefore, we added both the oil ﬂow and the secondary heat
transfer path, as shown in Fig. 1.
The oil ﬂow is modeled as follows. The overall convec-
tion thermal resistance at the oil-silicon boundary can be found
Oil Flow
Silicon Bulk
Interconnect Layers
C4 Pads and Underfill
Package Substrate
Solder Balls
Printed-circuit Board
Primary Path
Secondary Path
Oil Flow
Figure 1. Modiﬁed model for oil ﬂow and secondary heat
transfer path.
by [3]:
Rconv =
1
hLAchip
(1)
where hL is the equivalent overall heat transfer coefﬁcient, and
Achip is the entire silicon area. Furthermore, hL can be calcu-
lated for laminar ﬂow over a smooth ﬂat surface:
hL =0 .664
k
L
Re
0.5
L Pr
1/3 (2)
Here L is the length of silicon along the ﬂow direction, k is the
thermal conductivity of the oil, Pr is the Prandtl Number of the
ﬂuid, and ReL is the overall Reynolds Number of the ﬂow.
The transient effect of the oil ﬂow also needs to be modeled.
The overall effective thermal capacitance of the oil can be calcu-
lated by:
Cconv = ρcpAchipδt (3)
where ρ is the density of the oil, cp is the speciﬁc heat of the oil,
δt is the equivalent thermal thickness of the oil that contributes
to heat transfer.
Close to the oil-silicon interface, there is a thin layer of oil
that is relatively hotter than the rest of the oil ﬂow. This is gov-
erned by the continuity across the oil-silicon boundary. Oil tem-
perature at the boundary is the same as silicon temperature, and
gradually decreases over a thickness δt to the ambient temper-
ature of the free ﬂow. According to [3], the thermal boundary
layer thickness (δt) can be calculated by
δt =
4.91L
Pr
1/3√
ReL
(4)
We also add the secondary heat transfer path, which includes
on-chipinterconnectlayers,C4 bumps,packagesubstrate, solder
balls and printed-circuit board (PCB). These layers are added in
the same way as the existing layers (i.e. silicon, interface mate-
rial, heat spreader and heatsink), with the PCB layer connected
to another oil layer modeled similar to the oil layer over the sili-
con, as illustrated in Fig. 1.
3.2 OIL-SILICON Model Validation
We validatetheoilﬂowmodelwithANSYS1,aﬁnite-element
commercial software package that includes detailed computa-
tional ﬂuid dynamics analysis. Notice that ANSYS and HotSpot
1http://www.ansys.com/250
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Figure 2. Comparison of transient responses of ANSYS
and the modiﬁed HotSpot with a 10m/s oil ﬂow over
20mm×20mm×0.5mm silicon dissipating 200W power
step uniformly.
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Figure 3. Comparison of steady-state responses of
ANSYS and modiﬁed HotSpot with a 10m/s oil ﬂow
over 20mm×20mm×0.5mm silicon, a center area of
2mm×2mm dissipates 10W.
are independent from each other, and ANSYS is intrinsically
more accurate yet less efﬁcient. We put a silicon chip of size
20mm×20mm×0.5mm in an oil ﬂow of 10m/s. We apply a
200Wpowerstepattime zerouniformlyacrossthedie andprobe
the temperature at the chip center. Fig. 2 compares the transient
thermal response at the center of the heat source. The equiva-
lent convection thermal resistance is about 1.0K/W. As can be
seen, the time it takes the silicon to reach steady-state are quite
similar in both cases, indicating that our transient model is quite
accurate. Notice the thermal time constant is on the order of a
second.
To further validate the steady-state response of the oil ther-
mal model, we use the same settings as in Fig. 2, except that we
reduce the heat source to 2mm×2mm and 10W at the center of
the die. This way, we create greater spatial temperature gradi-
ent across the die. Fig. 3 shows the comparison of our oil ﬂow
model with ANSYS for on-die maximum temperature (Tmax),
minimum temperature (Tmin) and temperature difference (dT).
We do not use direct IR measurementsto validate the oil ther-
mal model for two reasons: an IR setup is extraordinarily ex-
pensive; and our analysis (presented later in this paper) suggests
Figure 4. Steady-state responses of an AMD Athlon pro-
cessor from the modiﬁed HotSpot, using average power
values derived in [12].
that IR misses some fundamentalphenomena. However, we per-
form a qualitative validation by comparing the steady-state tem-
perature maps predicted by the model and the IR measurements
from [12] for an AMD processor. The ﬂoorplan is derived from
the die photo of the processor, and the power numbers are ex-
tracted from [12]. We compare model results with a typical IR
thermalsnapshot in [12]. The hottest temperature at the “Sched”
block is about the same as that in [12] (73◦Cv s . ∼70◦C), the
coolest temperatures are also close (45◦Cv s . ∼45◦C, exclud-
ing the blank area on the edges as in [12]). Notice that we as-
sumeuniformpowerperunitas opposedto thedetailedIRimage
in [12]. The secondary heat transfer path model is also validated
in this case, since it is included in the IR measurements. Fig. 4
shows the simulated temperature map of the AMD Athlon pro-
cessor.
To isolate the effect of the secondary heat transfer path with
the oil ﬂow, Fig. 5(a) shows that modeling the secondary path
is necessary because a signiﬁcant portion of heat is removed
throughthesecondarypathtotheoilﬂow. Withoutthesecondary
path, the predicted temperatures are much higher (over 10◦ for
the AMD Athlon processor). On the other hand, for forced air
cooling with a copper heatsink, Fig. 5(b) shows that adding the
secondary path does not make a noticeable difference (less than
1%). This is because almost all heat is transferred through the
primary path, which has a much lower thermal resistance.
4 Distinct Thermal Responses
With the modiﬁed thermal model, we investigate the impacts
of AIR-SINK and OIL-SILICON on both transient and steady-
state thermal responses of the the same silicon die.
4.1 Transient Response
There are two types of transient responses that are
interesting—the warmup phase when everything starts to heat
up from ambient temperature; and the fast oscillations around
steady-state where everythinghas reached a fairly stable temper-
ature.40
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Figure 5. (a) Modeling the secondary heat transfer is necessary in the case of OIL-SILICON where heat removed via
secondary path is signiﬁcant, otherwise leading to signiﬁcant errors. (b) On the other hand, in the case of AIR-SINK,t h e
impact of the secondary path is negligible.
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Figure 6. Warm-up transient silicon temperatures of (a) hot spot and (b) cool spot with OIL-SILICON and AIR-SINK.
OIL-SILICON shows faster transient thermal time constant during warmup. Notice that for AIR-SINK, the steady-state
temperature at the cool block is actually higher than OIL-SILICON. The cross-die average temperatures of the two cases
are not far away (56◦Cf o rAIR-SINK and 62◦Cf o rOIL-SILICON), becausethe two cases have the same Rconv. Also notice
there is an instant “jump" at the beginning for AIR-SINK, indicating two distinct time constants at different time scales.
4.1.1 Long-term transient response during warmup
OIL-SILICON and AIR-SINK have distinct transient responses
relative to each other. Fig. 6 shows the warmup phase of both
cooling conﬁgurations. Both of them have the same equivalent
overall convection thermal resistance (Rconv =1.0K/W). For il-
lustrativepurposes,we applypowerforabout6 secondsduration
to one hot block that occupies a small area of the die, whereas
the other blocks in the die have no power consumption. The
power density is 2.0W/mm2. We look at the temperatures of the
hottest block and the coolest block. For the long-term response,
OIL-SILICONreachessteady-state temperaturemuchfaster than
AIR-SINK. This can be easily explained by the fact that the cop-
per heatsink and copper heat spreader have a much larger ther-
mal capacitance than the thin layer of IR-transparent oil, hence
a longer thermal RC time constant during warmup. Another
observation from Fig. 6 is that, although the two conﬁgurations
have the same effective convection thermal resistance (Rconv)
and hence about the same average chip temperature (62◦Cv s .
56◦C), the steady-state hot spot temperature of OIL-SILICON
is much hotter than that of AIR-SINK (137◦ vs. 63◦ in steady
state). OIL-SILICON also has a lower steady-state temperature
at the coolest unit than AIR-SINK does (42◦ vs. 55◦). This is
because the lateral heat spreading is much better in copper. The
low thermal conductivity of the oil leads directly to higher on-
chip temperature gradient.
4.1.2 Short-term transient response
The short-term transient thermal response is of more interest,
because for high performancesystems that do not shut down fre-
quently, the systems spend most of their time oscillating with
relatively high frequencies around some stable operating points.
For this experiment, we use the same ﬂoorplan as in the experi-
ment of Fig. 6. In the power trace, we apply the power to the hot
block for 15ms and then turn the power off for 85ms. Assumingthis power on and off phases repeats periodically, we can use the
average power derived from this power trace to solve for steady-
state temperatures, and use them as the initial temperatures for
the transient thermal simulation. Fig. 8 shows the short-term
transient responses of OIL-SILICON and AIR-SINK. As can be
seen from the ﬁgure, the short-term transient responses of the
two cooling conﬁgurations are signiﬁcantly different. The heat-
up and cool-down phases of OIL-SILICON is more linear than
those of AIR-SINK. A more signiﬁcant difference is that it takes
much longer for OIL-SILICON to cool down.
The reason for this phenomenon is again the difference in
thermal capacitances between the two cases. For AIR-SINK,
since the thermal capacitance of heatsink is orders of magnitude
higher (∼250×) than that of silicon due to the heatsink size, the
short-term heat pulse (i.e. with high frequency) can only heat
up the silicon, leaving the temperature of the heatsink almost
unchanged. These lead to the fact that local short-term thermal
time constant is mainly determined by the silicon thermal time
constant (see Fig 7(a)):
τshort,sink = Rth,SiCth,Si (5)
On the other hand, in OIL-SILICON, the thin thermal layer
of oil is very tiny in volume (about 100μm thick for a 10m/s oil
ﬂow), so its thermal capacitance is much smaller even compared
to that of silicon! So for very short power pulses (i.e. very high
frequency),the silicon temperatureremains almost constant. For
all other time scales, thermal capacitance of the oil can be ne-
glected due to its small value, and the thermal resistance of the
silicon can also be neglected because it is usually much smaller
than the convection thermal resistance. Therefore, as shown in
Fig. 7 (b), the only dominant thermal time constant is
τall,oil = Rconv(Cth,Si + Cth,oil) ≈ RconvCth,Si (6)
From this analysis, clearly, there are two phases for the case
of AIR-SINK—the short-term (milliseconds or less) thermal re-
sponse is determinedby Rth,SiCth,Si; the long-term (secondsto
minutes) thermal response is determined by RconvCsink.I nt h e
case of OIL-SILICON, both short-term and long-term thermal
responses are determined by RconvCth,Si. Comparing Eqn. (5)
and Eqn. (6), because Rconv is two orders of magnitude greater
than Rth,Si (e.g. 1.042K/W vs. 0.0125K/W in our setup),
the short-term thermal time constant of OIL-SILICON is much
longer than that of AIR-SINK.
It is well known that the step transient response of an RC
ladder is exponential. Due to the greater short-term time con-
stant for OIL-SILICON, for the time duration of milliseconds,
the slow exponential curve looks linear locally. The asymmetry
between the heat-up and cool-down phases in OIL-SILICON can
be explained by the location of the initial temperature on the ex-
ponential curve. In Fig. 8, the initial temperature happens to be
closer to the origin of the exponential curve, therefore, the heat-
up phase is steeper whereas the cool-down phase is at the tail of
the exponential curve and thus slower and more ﬂat.
Based on the above analysis, another interesting experiment
is to observe scenarios where the transient hot spot location
changes. For example, if we run the transient simulation for a
processor similar to Alpha EV6 from the steady state, and apply
2Wﬁrst tothe IntRegfor10msandnopoweronFPMap, thenaf-
ter 10ms, IntReg is turned off and FPMap starts dissipating 2W.
Fig. 9 shows that at 14ms, FPMap becomes the new hot spot
in AIR-SINK, whereas in OIL-SILICON, IntReg still remains as
hottestspot. This can be explainedby the factthat AIR-SINKhas
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Figure 8. Short-term transient silicon temperatures of
the hot spot with OIL-SILICON and AIR-SINK after the
warmup phase. Also notice the asymmetry between heat-
up and cool-down for OIL-SILICON.
a faster short-term transient response, hence the cooling down of
IntReg and heating up of FPMap happen faster.
To summarize the transient thermal responses—OIL-
SILICON has faster long-term response but slower short-term
response than AIR-SINK. These differences have a big impact
on the DTM decisions and on-die thermal sensing and sensor
placement, as we will see in Section 5.
4.2 Steady-State Response
The major difference on steady-state thermal responses be-
tween OIL-SILICON and AIR-SINK is the absolute temperatures
and across-die temperature gradient. Fig. 10 shows the steady-
state temperature maps of a processor similar to Alpha EV6 run-
ning gcc benchmark with OIL-SILICON and AIR-SINK, respec-
tively. Ascanbeseen, OIL-SILICONhasabout30degreeshotter
maximum temperature and about 55 degrees higher across-die
temperature difference. This is caused by the much less lateral
heatspreadingin OIL-SILICONasa resultofthe absenceofcop-
per spreader and heatsink.
Another factor we have not considered in OIL-SILICON so
far is the oil ﬂow direction. Oil ﬂow direction is important be-
cause the local convectionthermal resistance along the ﬂow over
silicon die is a strong function of location, i.e.,
Rconv,local =
1
h(x)Alocal
(7)
Hereh(x) isthelocalheattransfercoefﬁcient,wherexis thedis-
tancealong the oilﬂow fromthe chipedge, and canbe expressed
as:
h(x)=0 .332
k
x
Re
0.5
x Pr
1/3 (8)
Basically, h(x) is highest at the leading edge of the die, and de-
creases along the ﬂow direction. This translates into lower con-
vection thermal resistance at the leading edge of the die, and
higher convection thermal resistance along the way. Therefore,
heat generated from units that are close to the leading edge is re-
moved more efﬁciently. The signiﬁcance of considering oil ﬂow
direction is demonstrated in Fig. 11. Because the hottest unit is
usually IntReg, which is on the top edge of the chip, an oil ﬂow
from top to bottom (last column in Fig. 11) is the most effective
way to cool down this hot unit. In fact, IntReg is cooled so well
that it is no longer the hottest unit. The new hottest unit becomesRsi Csi
Csink
Heat
Source
Ambient
Temp
Rsi Csi
Rconv
Rconv Csink
short
term
long term
Coil
Heat
Source
Ambient
Temp
Rsi Csi
Rconv
Rconv Csi
(a) (b)
Figure 7. (a) Equivalent thermal circuits of AIR-SINK and its simpliﬁed versions for short-term and long-term thermal
responses; (b) Equivalent thermal circuits of OIL-SILICON and its simpliﬁed version.
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Figure 9. Left: (AIR-SINK) after the power switching, FPMap becomes hottest spot at 14ms; Right: (OIL-SILICON)I n t R e g
remains the hottest spot at 14ms after the power switching.
Dcache, which is further away from the leading edge of the oil
ﬂow.
In the case of AIR-SINK, the impact of the direction of air
ﬂow is negligible. This is because the temperature distribution
inside the heatsink is quite uniform thanks to the high thermal
conductivity and good lateral spreading of copper. Additionally,
in most forced air cooling packages, the fan is placed on top of
the heatsink, providing an impinging ﬂow that is very uniform
on the heatsink surface, resulting in more uniform heat transfer
coefﬁcient over a surface that is already close to isothermal.
5 Implications on Architectural DTM
The impacts of OIL-SILICON and AIR-SINK on silicon ther-
mal responses have been demonstrated in Section 4. For the
same chip running the same workload, they show drastic dif-
ference in both transient and steady-state temperatures. If IR
or other runtime measurements are being used in the design
prcess, being aware of the differences during the development
of DTM techniques and on-chip sensor placement is thus crucial
for the design to be efﬁcient and free of thermal hazards. Based
on the observations in Section 4, we list various aspects of the
temperature-awaremicroarchitecturedesign that should be care-
fully considered.
5.1 DTM engagement duration
Depending on how fast a functional unit or a processing core
responds to a DTM policy, the duration of the DTM engage-
mentis chosento minimize performancepenalties. For example,
AIR-SINK has a faster transient response than OIL-SILICON.
Therefore, DTM should be engaged for a shorter duration for
a chip cooled by AIR-SINK than the same chip cooled by OIL-
SILICON. Figs. 12(a)-(b) are the simulated temperature trace
snippetsfrom an Alpha EV6 runninggcc. We use SimpleScalar2
with integratedWattch [2] and the modiﬁedHotSpotfor the sim-
ulations.
Fig.12(a)showsthecaseofAIR-SINK,wheretheoverallther-
mal convection resistance (Rconv) is 0.3K/W; Fig. 12(b) shows
the case of OIL-SILICON, where the overall thermal convection
resistance at the oil-silicon interface is artiﬁcially set, for com-
parison purposes, to 0.3K/W as well 3; Ambient temperature is
2http://www.simplescalar.com/
3We think a fair way of comparison is to use the same case-to-ambient ther-
malresistance forthe two systems. Bringing the peak die temperatures ofair-sink
and oil-silicon to the same level would be a proper approach if OIL-SILICON is
used in actual products. But since it is mainly used in an IR measurement setup
that emulates AIR-SINK, it is more convincing to use the same case-to-ambient
thermal resistance (Rconv) for a fair comparison of the two systems.Figure 10. Left: steady-state thermal map of EV6 for OIL-SILICON; Right: steady-state thermal map of EV6 for AIR-SINK.
Notice the color scales are not the same.
units left to right right to left bottom to top top to bottom
L2_left 41.93 44.39 44.61 41.84
L2 42.05 42.04 41.68 42.29
L2_right 46.32 42.7 46.65 42.38
Icache 71.61 75.93 79.67 66.6
Dcache 96.02 88.81 100.48 82.37
Bpred 73.11 79.03 82.88 66.42
DTB 76.36 72.79 83.81 60.63
FPAdd 63.53 68.77 72.8 56.06
FPReg 60.04 64.64 68.42 52.51
FPMul 56.45 60.21 63.99 48.41
FPMap 50.16 52.81 56.02 42.94
IntMap 65.3 65.46 73.34 49.29
IntQ  72.02 68.98 80.21 49.92
IntReg 104.91 97.85 112.37 67.9
IntExec 95.34 86.24 102.69 67.85
FPQ 67.45 67.92 76.37 53.31
LdStQ 90.79 87.28 99.83 68.84
ITB 77.35 74.55 85.76 59.68
Oil Flow Directions
Figure 11. Steady-state temperatures of EV6 with four oil
ﬂow directions. Notice the differences in temperatures
and the change of hottest spot from IntReg to Dcache in
the last column.
set to a typical 45◦C in all cases. Notice that only the top ﬁve
hottest blocks’ temperature traces are plotted. The temperatures
ofthe hotunitsin OIL-SILICONare muchhigherthanAIR-SINK
because of the very high local power densities, the absence of
copper spreader and heatsink, and the low thermal conductiv-
ity of the oil. However, the overall average chip temperatures
of the two cases are still about the same. This is because the
L2Caches that occupy most of the die area is cooler in OIL-
SILICON, which balances the impact of the smaller hotter units
in the core.
There are several observations from Fig. 12: (1) As shown
before, the heat-up and cool-down phases of AIR-SINK are sig-
niﬁcantlyshorterthanOIL-SILICON(∼3msvs. muchmorethan
15ms). This conﬁrms our earlier derivation that OIL-SILICON
has a much slower transient response. Also notice that 3ms
is typically shorter than IR camera’s sampling interval, there-
fore, IR thermal measurements could miss thermal emergencies
within that time scale. In Fig. 12(a), the processor with AIR-
SINK spends more times in phases where temperature is almost
constant, whereas for OIL-SILICON, the processor spends most
of time in the transient phases, meaning it takes longer time to
bring the processor out of potential thermal emergenciesin OIL-
SILICON. Clearly, DTM techniques are more efﬁcient in AIR-
SINK than OIL-SILICON, and shorter engagement duration is
preferred. A quantitative DTM performance comparison is al-
mostimpossiblebecausethe transienttemperaturescalesofAIR-
SINK and OIL-SILICON are so different. Reducing Rconv in
OIL-SILICON might be a viable option to bring the peak tem-
peratures to the same scale as that of AIR-SINK, but that only
works for this particular simulated phase of gcc, so it is still not
a fair comparison. Therefore, we only provide qualitative com-
parisons. (2) The hottest spot in AIR-SINK is more distinct (In-
tReg) than in OIL-SILICON with the same Rconv.I ti sh a r d t o
identify which unit is hotter in the latter case. This is because in
OIL-SILICON, the vertical heat transfer from silicon to oil is not
efﬁcient due to the low thermal conductivity of the oil, making
the lateral heat transfer within silicon a comparable heat transfer
path to the vertical transfer path, heating up the closer neighbor-
ing units and making them equally hot. On the other hand, in
AIR-SINK, most of the lateral spreading happens inside the cop-
per spreader and heatsink, making the temperatures of units in
silicon more distinct. (3) In OIL-SILICON the BPred is cooler
than other shown units most of the time, whereas in AIR-SINK,
dueto the fasttransientchange,the BPred can sometimesbe hot-
ter than other units, which conﬁrms the results shown in Fig. 9.
5.1.1 Cooling conﬁguration for IR measurements of high-
performance/high-power chips
As a side note, from Fig. 12 we can see that for a high-
performancechipwithhighpowerdensityunits,likeAlphaEV6,
the hot spot temperature is prohibitively high for the oil cooling
conﬁguration, even for a low Rconv =0 .3K/W (the oil ﬂow
speed would be an unrealistic 100m/s to achieve 0.3K/W con- 60
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(a) AIR-SINK, Rconv=0.3K/W (b) OIL-SILICON, Rconv=0.3 K/W
Figure 12. Simulated temperature traces of Alpha EV6 runninggcc. Only the hottest ﬁve blocks are plotted. The cross-die
average temperature of the two cases are about the same, due to the cooler L2Cache in OIL-SILICON that balances the
hottest units plotted here. L2Cache occupies most of the die area. (a) AIR-SINK with Rconv =0 .3K/W; (b) OIL-SILICON
with Rconv =0 .3K/W; Ambient temperature is 45 degrees Celsius in this case. The high hot spot temperatures for
OIL-SILICON is just for illustrative purposes. In reality, OIL-SILICON has to be cooler and should have a lower Rconv,
this can be achievedby introducingother cooling mechanisms such as thermoelectriccooling (transientresponsewould
be different in that case). The x-axis is number of simulated samples of temperature, samples are taken every 10K clock
cycles, corresponding to about 3.3μs in our simulation setup.
vective resistance). In reality, for such chips, additional cool-
ing mechanisms other than only the oil ﬂow (e.g. thermoelectric
cooling or fast coolant at extremely low temperature) might be
necessary to further reduce Rconv and hence the hot spot tem-
peratures. In that case, since Rconv is lower, the short-term ther-
mal time constant would be also shorter, leading to yet different
transient thermal responses from Fig. 12(b). Those cooling con-
ﬁgurations also need thorough thermal characterizations, which
is beyond the scope of this paper.
5.2 Thermal sensing frequency
In terms of how frequently the on-die sensor should measure
the temperature and how fast DTM should respond to a possible
thermal emergency, AIR-SINK and OIL-SILION are similar. Al-
thoughthe heat-uptransientresponsein AIR-SINKis faster, OIL-
SILICON has a higher base temperature. Therefore, although
on a relative scale, OIL-SILICON’s transient response is slower,
its absolute rate of change is still comparable with AIR-SINK.
According to Fig. 12(a) and Fig. 12(b), in both cases, IntReg’s
temperature can increase about 5 degrees in 3ms. If the desired
resolution is 0.1 degrees, this leads to a sampling interval of at
most 60μs.
On the other hand, if higher oil ﬂow speed is applied in OIL-
SILICON to bring down the peak transient temperature to com-
parable levels as AIR-SINK, OIL-SILICON needs less frequent
temperature sensing because its thermal change rate is slower.
NoticethatlessfrequentsensingdoesnotmeanlessDTMperfor-
mance penalty, since sensing does not necessarily trigger DTM.
Only the DTM engagementduration after the trigger affects per-
formance.
5.3 Thermal sensing granularity
OIL-SILICON has greater cross-die temperature difference
(Fig. 10), meaning steeper temperature gradient across the die.
Inthiscase, if a thermalsensoris placedoffthe hotspotlocation,
the sensor error can be signiﬁcant due to the large gradient from
the actual hot spot to the sensor location. This implies more on-
chip temperature sensors are needed. On the other hand, if the
same number of sensors are deployed for AIR-SINK and OIL-
SILICON, then the latter needs to put a larger margin on sensor
error to account for the bigger accuracy impact with a misplaced
sensor. This extra margin in turn will lower the DTM triggering
threshold,making more frequentDTM engagementsthan neces-
sary, hence more performance penalty.
This also implies that if the on-chipthermal sensor placement
is determined based on IR thermal measurements, more sensors
than necessary may be deployed. Putting more on-chip thermal
sensors adds extra hardware complexity, area and power over-
heads.
5.4 Sensor placement considering oil ﬂow direction
In Section 4.2, we also consider the possibly large impact of
oil ﬂow direction on hot spot location in the OIL-SILICON sce-
nario. This phenomenon is especially important during on-chip
thermal sensor placement. If sensor is placed without consid-
ering ﬂow direction, the real hottest spot can be missed. For
example, for a top-to-bottomﬂow over the Alpha EV6 chip with
IR-transparent oil, the actual hot spot is the Dcache. If no ﬂow
direction is assumed, the steady-state hottest spot would always
be IntReg. Therefore, for a chip with only a few on-chip sen-
sors available, placing the sensor at IntReg would miss possible
thermal emergencies at Dcache.
On the other hand, if the thermal sensor placement for a chip
cooledby AIR-SINKis determinedby IR thermal measurements,
andif theoilﬂow isfromtopto bottomduringIRmeasurements,
the sensor would be placed at DCache, whereas in normal oper-
ation, the hottest spot is usually IntReg. This placement could
lead to missing the actualhotspot and thusa thermalemergency.
Adding more sensors would be another option, but there are
several difﬁculties: sensors are hard to be inserted into dense
array structures such as caches and register ﬁles; sensors don’t
measure the in-situ hot spot temperatures and they also dissipateheat; the speed of the sensor might limit the sampling rate; cal-
ibration issues; area overhead, etc. We think a proper way is to
combine IR and sensor measurements and thermal modeling to
achieve a better thermal design.
Existing studies by Hamann et al. [7] and Renau et al. [12]
take IR measurementsof a chip and use them to reverse engineer
the power map of the chip. In this case, assuming we have a
multi-core chip, and each core is dissipating similar amount of
power—underan IR camera that capturesthe thermalmap of the
chip with an oil ﬂowing left to right across the die, the cores on
the right side of the die appears hotter, which results in an arti-
fact of higher reverse-engineered power consumption for those
cores. Therefore, during the mapping from IR temperature mea-
surements to detailed power estimations, the factor of oil ﬂow
direction still needs to be taken into consideration. As a matter
of fact, Hamann et al. have taken the ﬂow direction into consid-
eration for more accurate power extraction in their work [7].
6 Conclusions and Future Work
In this paper, we characterize the different thermal responses
of forced air-cooling over an attached heatsink (AIR-SINK)a n d
laminar oil-cooling over a bare silicon die (OIL-SILICON), and
investigate their implications on temperature-aware microarchi-
tecture design. AIR-SINK is the dominant cooling solution
for the majority of high-performance processors, whereas OIL-
SILICON is used in infrared thermal imaging of silicon. By
modifying HotSpot with oil ﬂow and secondary heat transfer
path, we identiﬁed different transient and steady-state thermal
responses of both AIR-SINK and OIL-SILICON. The direct con-
vective cooling of silicon via the oil ﬂow and the low thermal
conductivity of the oil cause OIL-SILICON to have higher hot
spot temperature, larger thermal gradients, and slower short-
term transient response. In addition, the direction of the oil ﬂow
also plays an important role of hot spot location due to the non-
uniform heat transfer coefﬁcient along the ﬂow path.
While IR-transparent oil cooling over bare silicon opens the
way to direct and detailed runtime thermal measurements, the
unique cooling conﬁguration it requires also makes the silicon
transient and steady-state thermal responses drastically different
froma chip attached to a conventionalair-cooledheatsink. DTM
design based on OIL-SILICON measurements generally results
in longer engagement duration of DTM than necessary, increas-
ing performanceoverhead. It also leads to more on-chip thermal
sensors to account for the greater across-die thermal gradient,
hence increasing hardware complexity. The ﬂow direction de-
pendency of hot spot location also causes challenges of thermal
sensor deploymentand the accuracyof temperature-to-powerre-
verse conversion.
Notice that in this paper, we only present analysis and results
forthearchitectureimplicationsoftwospeciﬁcchipcoolingcon-
ﬁgurations. The entire design space of thermal packages and in-
teraction with temperature-awarearchitecture-levelperformance
needs thorough and quantitative analysis. This will be an inter-
esting future work.
Another interesting future goal is to enhance a design-time
thermal model to reconcile the differences among thermal pack-
ages. For example, it could be useful to ascertain the thermal
response of a chip with air-cooledheatsink based on the IR mea-
surements from an oil-cooled bare silicon die. Certain factors
such as the temperature dependency of leakage power and the
feedback loop from DTM may make such a derivation more
complicated.
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